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hanks to advanced scaling tech- 
niques over the past 20 years, de- 
vice performance and operating 
speeds have skyrocketed. Clock 
frequencies already exceed 200 MHz in sub- 
micron RISC microprocessors. As the mini- 
mum feature size has continued to scale 
down to submicron proportions. however. 
minimum interconnect line widths and spac- 
ings have, of necessity, followed. As a re- 
sult, interconnect performance has become 
a limiting factor impinging on circuit per- 
formance. The RC delay of lines increase, 
and tend to limit the length of global routing. 
Crosstalk becomes a problem, and limits the 
scaling of metal pitches. The current densi- 
ties also increase. approaching the elec- 
tromigration limit. Ultimately, this class of 
performance bottlenecks transcend good 
'circuit design. Clearly, improving intercon- 
nect performance is the key to reducing and 
controlling degradation within acceptable 
levels. 
Technology in memories, for example, 
has proceeded to the point where a new 
generation of SRAMs are expected every 
2-3 years [ I ] .  Their capacity will be in the 
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range of 256 Mb to 1 Gb in 2001. The 
minimum feature size will be scaled to 
0.18-0.20 pm. The interconnect width and 
spacing, which is usually twice that of the 
minimum feature size, will be reduced to 
0.35-0.4 pm. In these deep sub-half-mi- 
cron technologies, IC performance short- 
comings will be unacceptable, rendering 
the device unusable. Without doubt, better 
multi-level interconnect models will be re- 
quired for next-century ICs. 
We need only look back at the history 
of the interconnect issue to see how far we 
have come, and where we need to go. Table 
1 shows the effects of scaling on FET tran- 
sistors and interconnects with the ideal scal- 
ing proposed by Dennard [2] in 1974. Given 
that the resistance of transistors (Rm) stays 
the same for a given scale factor, the gate 
capacitance (Cgak) of the next stage is re- 
duced by l/S, where S is the scaling factor 
of the minimum feature size and is larger 
than 1 .  The gate delay (Rtr*Cgate) is thus 
reduced by 1/S, and so the device speed is 
improved, as expected. However, for global 
interconnect lines, the line resistance (Rlnt 
(global)) increases by S2*Sc. where Sc is the 
scaling factor of the chip size increase, and 
is larger than 1; and where the S2 comes into 
consideration because the line thickness and 
width are reduced by 1/S. On the other hand, 
the line capacitance is only increased by Sc, 
because the line capacitance per unit length 
stays the same and the line length increases 
by Sc. The RC time constant of the global 
line is thus increased by S2*Sc2, 
Both S and Sc are approximately the 
same value for each generation. Therefore, 
the delay of the global line is increased by 
S4 with ideal scaling. In practice, ideal scal- 
ing is difficult to implement rigorously. 
Quasi-ideal scaling has been proposed and 
is followed more or less today by the IC 
In practice, 
ideal scaling is diflcult 
to implement 
industry. In quasi-ideal scaling, the vertical 
dimension of interconnect (e.g., line thick- 
ness and dielectnc thickness) are scaled by 
the square root of the lateral scaling factor 
(S). Still, the delay of the global line is 
increased by S3. This clearly illustrates why 
the interconnect delay is so drastically in- 
creased with scaling and becomes a prob- 
lem. 
For example, the interconnect delay of a 
10 mm line is about 1 nsec when the line 
width and spacing are 0.9 Fm. However, it 
will increase to 6 nsec when the line width 
and spacing are scaled to 0.3 km. For the 
planned 0.3 pm generation of devices, the 
clock frequency of RISC microprocessors is 
expected to be 500 MHz- 1 GHz. The clock 
period is 1-2 nsec. In these circuits, an inter- 
connect delay of 6 nsec will not be accept- 
able. The current density will also increased 
by S in the ideal scaling and by the square 
root of S in quasi-ideal scaling. Thus, the 
reliability of electromigration will also de- 
graded with scaling. When the minimum 
width and spacing reaches below sub-half 
micron, the aspect ratio of the line will be 
increased, and the crosstalk will be very 
significant and limit the interconnect routing 
very severely. As explained previously, in- 
terconnect degradations with scaling are sig- 
nificant and cannot be handled separately by 
I 
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Table 1 
Effects of Scaling on Interconnect 
Ideal Scaling Qusi-Ideal Scaling 
%r 1 1 
Cg 1 IS 1 IS 
Rint (global) s2sc s 3/2 sc 
Clnt (global) sc s -”* sc 
Rlnt Clnl (global) s2 sc2 s sc2 
Jmt S s In 
~ ~ _ _ _ _ _ - ~  ________ 
the device technology, circuit, or system 
design. Concurrent and global optimiza- 
tion of the interconnect system is therefore 
necessary. 
Interconnect Modeling 
In the very lossy on-chip interconnect, the 
inductive voltage drop is negligible com- 
pared to the resistive voltage drop up at 
clock frequencies of 1- 2 GHz. Thus, the 
on-chip interconnect line may usually be 
approximated as an RC line. Traditionally, 
Ohm’s law is used to calculate line resis- 
tance, and the parallel-plate capacitor model 
to calculate line capacitance. When the as- 
pect ratio between the line width and spacing 
is increased, the fringing capacitance also 
becomes significant. Resistance and capaci- 
tance are usually calculated using analytical 
equations based on conformal mapping, as 
with microwave circuits. 
However, when the line pitch is de- 
creased and the topology of the on-chip in- 
terconnect becomes complicated. these 
traditional methods are not acceptable. In 
order to model and analyze interconnect 
lines, 2-D and even 3-D electrostatic field 
simulations are necessary, especially calcu- 
lating capacitance accurately in the submi- 
cron interconnect technology. Several 
closed-form equations have been derived or 
approximated from measured data for fast 
capacitance calculations, but their applica- 
tion to general submlicron interconnect is 
rather limited, especially for the coupling 
capacitances. Numerical techniques have 
also been developed -For rigorous intercon- 
nect capacitance extractions. They fall into 
the following three calegories: (1) finite-dif- 
ference method, ( 2 )  finite-element method, 
(3) Green’s function method. Although they 
are very accurate, ad hoc executions of those 
programs to calculate interconnect parame- 
ters for VLSI/LJLSI design and analysis are 
too time-consuming to be practical. 
The tool used in our study to model our 
hypothetical interconnect system, which in- 
vestigated various materials and thermal al- 
ternatives, was Hewlett Packard’s HIVE 
(HP’s Interconnect Value Extractor). With 
HIVE, parameter data and design curves are 
interpolated from the look-up table gener- 
ated by the batch-mode simulation of 2-D 
( F A R )  and 3-D (FCA.P3) electrostatic field 
solvers. HIVE consists of the batch-mode 
CapSim, and interactive-mode CurveGen. 
CapSim is run automatically when a new 
interconnect geometry is available or mod- 
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fied. In this mode, 2-D and 3-D capaci- 
tance simulations for the representative in- 
terconnect structures are executed to call 
FCAP2 and FCAP3 as needed. 
The resulting values are stored in Cap- 
File. The information contained therein is 
used with CurveGen, which matches the 
specific structure with CapFile, or interpo- 
lates or extrapolates the CapFile data to 
generate interconnect design curves. 
Interconnect Alternatives 
In order to solve these interconnect degrada- 
tions, several alternatives have been pro- 
posed in the technology, circuit, and system. 
They are: (1) change the metallurgy of lines 
from aluminum (AI) to copper (Cu) to re- 
duce the line resistance. (2) place non-scaled 
AI lines on the additional metal layers on top 
of the minimum-pitch layers for a long- 
range global interconnect lines. (3) replace 
the interlevel dielectric with low permitivity 
material to reduce the line capacitance. (4) 
insert repeaters in the long interconnect lines 
in circuit design. (5) operate circuits at low 
temperature (77 K) to reduce the line resis- 
tance. 
In order to evaluate these approaches, the 
relationships between all factors leading to 
degradation, versus the anticipated im- 
provements afforded by factors ( I )  through 
(5) above, have been analyzed. First, we 
adopt a scaling technique. 
Ideal scaling will degrade the intercon- 
nect delay too much, whereas only lateral 
scaling will make the crosstalk intolerable. 
Quasi-ideal scaling 
is more or less followed 
by the IC industry 
Quasi-ideal scaling is more reasonable in 
this regard and thus has been adopted by the 
industry. Therefore, we apply it in our evalu- 
ation. We also assume that the interconnect 
line width and spacing of the current CMOS 
technology are 0.9 ym; and the metal line 
thickness and dielectric thickness between 
the metal layers are 0.7 pm. 
Now we will consider three future gen- 
erations of scaled interconnect technologies. 
with line widths and spacings at 0.7 pm, 0.5 
pm and 0.3 ym. We also assume a minimum 
improvement between generations of 30 
percent. Table 2 lists the geometry and other 
important parameters of each generation of. 
in this case, scaled CMOS processes. 
With this interconnect geometry scaling. 
the capacitances and resistances per unit 
length of each generation have been calcu- 
lated (Table 3). The non-scaled 2-ym wide 
AI line case is a150 calculated. The line-to 
ground capacitance (C,) decreases by half 
from the 2-ym wide line to the 0.3-pm wide 
line, whereas the 2-side coupling capaci- 
Table 2 
Geometry of Analyzed IC Processes 
Non-Scaled 
2 j,tm line CMOS1 CMOS2 CMOS3 CMOS4 
w (m) 2.0 0.9 0.7 0.5 0.3 
s (Pm 2.0 0.9 0.7 0.5 0.3 
T (m) 1 .o 0.7 0.62 0.52 0.4 
H (WO 1.5 0.7 0.62 0.52 0.4 
vdd (volts) 5.0 5.0 3.3 3.3 
Freq (MHz) 50.0 65.0 84.5 109.9 
M1 
tance (C,) increases about twice. The total 
line capacitance only increases by 20 per- 
cent in this scaling. However, the line 
resistance increases more than 16 times. 
Thus, the main factor for RC delay in- 
crease with scaling is due to the resistance 
increase. 
Now we calculate the capacitances are 
for the cases of low permitivity polyimide 
dielectric. As shown, capacitances are re- 
duced by 33 percent, which is the same as 
the permitivity reduction. The resistances 
of the low temperature and Cu cases are 
reduced by 40 percent in Cu and I2 times in 
low temperature, compared with AI lines at 
room temperature. 
Three figure-of-merits are selected to 
compare and evaluate alternatives ( 1 )  to ( 5 ) ;  
interconnect line delay, crosstalk noise, and 
the maximum current density for the elec- 
tromigration reliability. In order to calculate 
the interconnect line delays, a modification 
o f  Sakurai's distributed RC delay model [2] 
i s  used. RISC microprocessors run at around 
50 MHz in the current CMOS technology. 
'The critical path usually consists of about I O  
logic gates in RISC microprocessors. In the 
optimum design, the gate delay and inter- 
connect delay are balanced. The acceptable 
interconnect delay (T,,it) is about I nsec 
1: 1/20 of cycle time). The maximum clock 
frequency of each generation is assumed to 
increase a minimum of 30 percent. The 
maximum line lengths (Lmax (delay)) before 
line delay reaches Tc,it are in Fig. 1 for the 
minimum pitch AI lines, Cu lines, and A1 in 
77 K. 
Lm, (delay) of the non-scaled 2-ym 
widtwspacing lines on the additional layers 
Ion top of the minimum-pitch layers have 
also been calculated and plotted. Odd-mode 
.switching is assumed (adjacent signal lines 
,ire switching to the opposite direction). As 
seem Lmax (delay) of the minimum pitch AI 
lines is degraded below 2 mm in the 0.3 ym 
case. Even though the increase of the clock 
frequency is conservatively estimated, the 
degradation of Lmax (delay) is unacceptable 
for AI lines for the global routing (> 10 mm). 
'The Cu lines improves Lm, (delay) margin- 
,ally due to the 40 percent improvement of 
resistivity, but it is still not enough for the 
global routing below 0.5 ym case. 
Due to the significant reduction of resis- 
itance, low-temperature AI lines and non- 
:scaled AI lines improve L,,,(delay) above 
I O  mm even in the 0.3 pm case. Low-permi- 
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tivity interlevel dielectrics have been 
simulated using polyimide (permitivity = 
2.6) for the above four cases. Polyimide 
has 33 percent lower permitivity and im- 
proves Lmax (delay) by 20-30 percent. 
When it comes to crosstalk noise, three 
parallel lines driven by buffers were simu- 
lated by SPICE with the center line as the 
victim line. The first and third lines were 
switched simultaneously in the same direc- 
tion, while the center line was kept con- 
stant. The crosstalk noise was coupled to the 
center victim line. The maximum allowable 
noise is set to the 20 percent of the power 
supply (Vdd), which is close to the threshold 
voltage (Vt) of a MOSFET transistor. 
If the noise is above Vt, the charge stored 
in the dynamic node will leak. Maximum 
line length (Lmax (crosstalk)) have been cal- 
45 
Changes in metallurgy 
and dielectrics will 
improve interconnects 
1 , 1 I 
culated and plotted in Fig. 2. Only the non- 
scaled lines are acceptable for global rout- 
ing. The other three approaches have very 
small Lmax(Cr0SStalk) in the sub-half-micron 
range. In crosstalk noise, the primary factor 
is the interline coupling capacitance, and the 
effect of the line resistance is minimal or 
secondary. The capacitance of the other ap- 
- 
Table 3 
Calculated CaDacitances and Resistances for All Alternatives 
R (ohrn/pm): A1 
R (ohrn/prn): Cu 
R (ohrn/prn): LT 
Non-Scaled 
2 pm line 
83.3 
80.0 
163.3 
108.8 
1.5e-2 
CMOS1 
80.6 
99.8 
180.4 
120.1 
4.7e-2 
2.8e-2 
4.0e-3 
~- 
CMOS2 
71.7 
110.0 
181.7 
120.0 
6.9e-2 
4.le-2 
5.8e-3 
CMOS3 
62.0 
124.5 
186.5 
124.2 
1.15e-1 
6.9e-2 
9.8e-3 
_ _ ~  
CMOS4 
49.1 
150.2 
199.3 
132.7 
2.5e-1 
1.5e-1 
2.1 e-2 
- I  
40 
35 
E 
I E 30 
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- 
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1 .  Lmax(delay) vs. line width for minimum-pitch AI lines, Cu lines and AI lines at 77 K. 
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proaches remain the same, and the im- 
provement of the line resistance in Cu or 
low temperature is not appreciable. The 
above cases with polyimide as an inter- 
level dielectric have also been simulated. 
Polyimide improves Lmax(cross-talk) by 
25-30 percent. 
As discussed above, the scaling in- 
creases the current density in interconnect 
lines and degrades the electromigration 
reliability. In the unikdirectional lines such 
as Vdd or ground, the increase of current 
density can be alleviated just by widening 
the line width. However, the current density 
in the bi-directional lines such as the signal 
lines can't be reduced when the line width is 
widened. Because the line capacitance in- 
creases, the rate of discharge is not de- 
creased with the wide line. Therefore, the 
bi-directional lines will limit the electromi- 
gration reliability. The average current in 
bi-directional signal line at the driver can be 
expressed as follows, and must be within the 
limit set by the electromigration reliability: 
where Vdd is the power supply voltage, and 
F,,,, is the maximum clock frequency. W 
and t are the line width, and thickness, re- 
spectively. J,na, is the limit of current den- 
sity limit set by the electromigration 
reliability. For an A1 line at room tempera- 
ture. J,,,, is set to 9ES Pdcm2. The maximum 
line lengths (Lmax(E&l)) are calculated for 
the minimum pitch A.1 line and the non- 
scaled line and plotted in Figure 3. The AI 
line is not acceptable for the global routing 
below 0.5 p. Only the non-scaled line is 
useful for the global routing due to the large 
cross-section. L,,,(E/TV?) for the Cu line and 
low temperature AI line are not calculated 
because Jma, is not available. But J,,, for 
these cascs should be larger by an order of 
magnitude. Thus, both approaches improve 
Llna,(E/M) significantly and make them 
available for global routing. Calculations for 
polyimide shows it improves Lmax(EN) by 
33 percent. 
When the interconnject resistance and ca- 
pacitance are larger than the repeater on-re- 
sistance, and gate capacitance, respectively, 
the repeater delay is negligible compared 
with the line delay. In this case, interconnect 
delay increases by the square of the intercon- 
nect length because b'oth capacitance and 
resistance increase linearly with length. 
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The use of repeaters makes the line 
delay reduced by the same factor of the 
number of the repeaters. When the line is 
divided into k subsections using k repeat- 
ers, the line delay of each subsection is 
reduced by the square of k. There are k 
subsections and the total line delay is re- 
duced by a factor of k. The repeater not 
only improves the interconnect delay, but 
also improves the cross-talk noise and 
electromigration reliability. By dividing a 
long line into smaller subsections with re- 
peaters, the effective lengths for the cross- 
talk noise and bi-directional electromigra- 
tion become the lengths of the subsections 
and reduced by a factor of k. 
15 
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Conclusion 
The above evaluations show that Cu lines 
will improve the electromigration reliabil- 
ity, but the interconnect delay marginally 
due to the small improvement of the resis 
I 
- Minimum pitch AI Line 
----. Minimum pitch Cu Line 
--- Minimum pitch AI in 77k 
non-scaled 2 urn line 
-.-? - _ -  - .-*-- - -v - - - 
y . - - -  
0- 
0 0.2 0.4 0.6 0.8 1 .o 
Line Width [um] 
2. L m a  (crosstalk) vs. line width for the minimumpitch A/ lines, Cu lines and A/ lines, at 77K. 
Lmax(E/M) vs Line Width 
100 I I 
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non-scaled 2 urn line 
80 
0 0.2 04 0.6 0.8 1 .o 
Line Width [urn] 
3. Lmax(E/M) vs. line width for the minimum-pitch A/ lines and non-scaled 2 i m  lines at higher 
level. 
tivity. The crosstalk noise is not much 
improved, because the coupling capaci- 
tances basically remains the same. Fur- 
thermore, Cu is a new interconnect 
material for ICs, and much developmental 
work still needs to be done. Low tempera- 
ture operation improves the interconnect 
delay and electromigration reliability, but 
it doesn’t improve the crosstalk noise, and 
increases the cost of the system packaging. 
Low permitivity interlevel dielectrics will 
improve all three figure-of-merit ratings 
by 25-30 percent, and the repeater will im- 
prove all by the factor of the number of 
repeaters. The non-scaled lines in a higher 
metal layer can improve all three figure-of- 
merits significantly, and are thus acceptable 
for global routing. However, due to various 
factors, i t  may not be enough by itself. The 
optimum approach will therefore be the 
combination of additional layers of non- 
scaled lines, low permitivity interlevel di- 
electric, and the use of repeaters to maximize 
the performance, noise immunity, and reli- 
ability, and to minimize the cost. 
Beyond 2001. the needs for the intercon- 
nect technology are as follows. First, global 
and near-perfect planarization is needed for 
the large number of multiple metal layers to 
maintain the non-scaled lines. Planarization 
is already required due to the small depth- 
of-focus in the sub-half-micron lithography. 
Thus, it should be the first priority. 
The low-permitivity interlevel dielectric 
will be the next priority. It is a fairly new 
material to MOS, but it has already been 
used in bipolar. It will take less time to be 
implemented than Cu and will have more 
return-on-investment. Implementing Cu 
will take longer. When it is ready, it will be 
more desirable for use in the higher metal 
layers as non-scaled lines in the multi-layer 
interconnect technology. If these alterna- 
tives are still not enough, low-temperature 
operation will be needed as a last resort. 
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Brain Buster 
Here’s an interesting gambling game. You pay the house a fee for the privilege 
of flipping a coin. The house will pay you a dollar for each flip it takes you to get the 
first head. What should the fee be to make it a fair game? 
Answer to last issue’s question: 
across the river: 
The following table shows the moves that fufill the conditions to get everyone 
Trip no. 
.~ 
7 
From: The UuofJicial IEEE Bruinbuster Gamebook, by Donald Mack. 
-7 
“I see here, Mr. ... er. .., young man, you were able to design and fabricate ag fu//y functional 256Mb 
DRAM for your senior science project-would you care to elaborate on that experience?” 
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